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Temperature Dependence and Dynamic Behaviour
of Full Well Capacity in Pinned Photodiode CMOS
Image Sensors
Alice Pelamatt, Jean-Marc Belloir, Camille Messien, Vincent Goiffon, Magali Estribeau, Pierre Magnan, Ce´dric
Virmontois, Olivier Saint-Pe´, Philippe Paillet,
Abstract—This study presents an analytical model of the Full
Well Capacity (FWC) in Pinned Photodiode (PPD) CMOS image
sensors. By introducing the temperature dependence of the PPD
pinning voltage, the existing model is extended (with respect to
previous works) to take into account the effect of temperature
on the FWC. It is shown, with the support of experimental
data, that whereas in dark conditions the FWC increases with
temperature, a decrease is observed if FWC measurements are
performed under illumination. This study also shows that after
a light pulse, the charge stored in the PPD drops as the PPD
tends toward equilibrium. On the base of these observations, an
analytical model of the dynamic behaviour of the FWC in non-
continuous illumination conditions is proposed. The model is able
to reproduce experimental data over six orders of magnitude of
time. Both the static and dynamic models can be useful tools
to correctly interpret FWC changes following design variations
and to accurately define the operating conditions during device
characterizations.
Index Terms—CMOS Image Sensor, CIS, pinned photodiode,
PPD, Pinning Voltage, full well capacity, FWC, dynamic be-
haviour, modeling, analytical modeling, temperature, active pixel
sensor, APS, capacitance.
I. INTRODUCTION
DRIVEN by low noise applications, Pinned Photodiode(PPD) [1]–[3] CMOS Image Sensors (CIS) (schematized
in Fig. 1a) have recently become the main image sensors
technology for both commercial and scientific applications.
Despite the technology maturity, the literature on the physics
of the PPD is not yet exhaustive and the definition, estimation,
modeling and measurement of PPD fundamental parameters
remain topical subjects. Figure 2 shows the mean sensor output
signal as a function of a normalized integration time measured
in different operating conditions. As it can be observed, the
saturation level, which corresponds here to the Full Well
Capacity (FWC) of the PPD, strongly varies with the photon
flux (Φ), with temperature (T ) and with the Transfer Gate (TG)
biasing voltage applied during charge-integration (VLOTG).
The dependence of the FWC on the illumination conditions has
been addressed in [4] and later in [5], where FWC variations
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Fig. 1. (a) Schematic drawing of the PPD 4 Transistors (4T) Active Pixel
Sensor (APS). STI stands for Shallow Trench Isolation, PMD for Pre-Metal
Dielectric, SCR stands for Space Charge Region. (b) Details on the device
under test.
are explained by means of the TG sub-threshold current. In
[6] we recently proposed an analytical model of the FWC,
extended to all TG biasing conditions.
In this paper, the analytical model is used as a support
to describe the saturation mechanisms responsible for the
different FWC levels in the different operating conditions
presented in Fig. 2. With respect to [6], the model is extended
to take into account the effect of temperature on the FWC. For
this purpose, a new temperature model of the pinning voltage
is proposed. As it will be discussed, opposite behaviours of
the FWC with temperature can be observed depending on
the operating conditions. A second contribution of this paper
is the extension of the analytical model to non-equilibrium
conditions. In particular, this study presents and validates a
model of the dynamic behaviour of the FWC following a light
pulse.
II. DEVICE UNDER TEST
The device tested in this study is a 256 × 256, 7 µm-
pitch pixel array, manufactured in a commercial 0.18 µm
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Fig. 2. Mean sensor output signal plotted as a function of a normalized
integration time (with respect to the charge generation rate) measured for
different operating conditions. Φ1 = 4 × 1013 ph/s/cm2, Φ2 = 2 × 1014
ph/s/cm2. Unless specified, all measurements have been performed at T =
333 K and VLOTG = −0.5 V. A.U. stands for Arbitrary Units, EFWC
stands for Equilibrium Full Well Capacity (see section V). Details on the
device under test can be found in section II.
PPD CIS process. The pixel array is divided in several sub-
arrays of 64 × 128 pixels, each sub-array having a different
PPD/TG design. The measurements presented in this work
refer to a sub-array with pixels having a square 2.5×2.5 µm2
PPD, a long TG and a long Floating Diffusion (FD) (both
2.5 µm wide) on one side. The TG is 0.7 µm long. The
Charge to Voltage conversion Factor (CVF) is about 20 µV/e−
(10% standard deviation over the sub-array), which, associated
with readout chain characteristics, guarantees that the output
voltage saturation is limited by the PPD FWC1. Details on the
device under test are summarized in Fig. 1b. Measurements
are performed within a climatic chamber (with a temperature
precision of ±0.1 K). Unless specified, experimental data
correspond to the mean array signal, averaged over 100
acquisitions. The exposure time differs depending on Φ and
T .
III. DEFINITION AND ESTIMATION OF THE FULL WELL
CAPACITY
The FWC corresponds to the maximum amount of charge
that can be held by a PPD. It represents a key parameter, as
it allows to estimate the dynamic range of the image sensor.
If CPPD is the PPD capacitance, the FWC can be expressed
as a function of two independent parameters, Vpin and VOC:
FWC =
1
q
∫ Vpin
VOC
CPPD(VPPD) dVPPD (1)
with q the elementary charge.
Vpin is the maximum PPD channel potential, often referred
to as pinning voltage [7], and is reached during the reset
of the photodiode, i.e. during the charge transfer phase in
standard PPD CIS operation for a no image lag detector2. It
1For higher CVF values, the maximum output signal can be limited by
the saturation of the readout electronics. In this case, FWC variations do not
reflect on the experimental measurements.
2If the image sensor presents a non-negligible image lag, the PPD never
reaches full depletion, leading to an under-estimation of the FWC and Vpin.
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Fig. 3. Schematic of the energy-band diagram of the PPD along the cut A-A’
in Fig. 1, (a) at equilibrium, (b) at full depletion (after charge transfer), (c) at
full well under illumination (TG in accumulation mode) and (d) at full well
in the dark with the TG not in accumualtion mode. The dashed black lines
in (b), (c) and (d) represent the band diagram at equilibrium schematized in
(a). Vpin is the pinning voltage, Vbi is the built-in voltage, VOC is the open
circuit voltage and q∆V represents the difference between Efn at full well
at equilibrium and Efn at full-well considering a leakage of the TG.
corresponds to the maximum variation of the electron quasi-
Fermi level Efn at full depletion (Fig. 3b) with respect to
equilibrium conditions (Fig. 3a). After the transfer phase, the
photodiode potential is floating, and it decreases as charges
are integrated in the PPD capacitance. At full well, the total
current across the photodiode is null ( i.e. the PPD reaches
an open circuit condition), therefore, the open circuit voltage
VOC in (1) corresponds to the minimum PPD potential. As
detailed in the following sections, VOC strongly varies with
T , Φ and VLOTG, whereas Vpin only depends on T and on
technological and geometrical parameters.
IV. PINNING VOLTAGE TEMPERATURE DEPENDENCE
The pinning voltage, also referred to as pinch-off voltage
[8], in analogy to the pinch-off voltage in Junction Field Effect
Transistors (JFETs), corresponds to the PPD biasing voltage
required to fully deplete the photodiode. It represents a critical
design parameter in PPD CIS:
• as shown in (1), the higher is Vpin, the higher is the
achieved FWC;
• however, Vpin must be carefully adjusted, depending on
the supply voltage domain, to guarantee a good Charge
Transfer Efficiency (CTE) toward the FD [9].
By using an abrupt junction approximation [10], the pinning
voltage (Vpin) can be expressed as:
Vpin(T ) ≈ qNPPDW
2
PPD
2Si
− Vbi(T ) (2)
where Si is the Si permittivity, WPPD is the depth of
buried channel and NPPD is the doping concentrations of the
PPD buried channel implant. Vbi corresponds to the built-in
voltage of the upper junction, which depends on the intrinsic
concentration ni, on NPPD and on the pinning implant doping
concentration Na [10]. To model the temperature behaviour of
Vbi, ni(T ) has been modeled as in [11].
To simplify the model in (2) as much as possible, the
contribution of the lower p-n junction has been neglected (this
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Fig. 4. Pinning voltage as a function of temperature: comparison between ex-
perimental data (extracted with the integral method presented in [14]) and the
model of (2). The best fit has been obtained for NPPD = 2.4×1016 cm−3,
Na = 1 × 1018 cm−3 and WPPD = 280 nm.
can be justified by the fact that the doping concentration of
the epitaxy is much lower than the one of the p+ implant).
Geometrical effects such as the geometrical modulation of
Vpin described in [12] or additional 3D effects such as the
ones presented in [8] have also been neglected. The study of
the impact of temperature on the geometrical dependence of
Vpin is left for future studies.
Different pinning voltage extraction techniques have been
proposed in the literature [8], [13], [14]. In this work Vpin
has been extracted from the pinning voltage characteristic
[13] with the integral method proposed by Goiffon et al.
in [14]. As it can be observed in Fig. 4, Vpin increases
with temperature, and the model in (2) well reproduces the
temperature behaviour observed on experimental data.
V. TEMPERATURE DEPENDENCE OF THE FWC AT
EQUILIBRIUM
After the reset of the photodiode, the PPD is empty, and the
PPD channel potential is equal to the pinning voltage. If the
PPD is reset and left in the dark with the TG accumulated,
the PPD capacitance is discharged by the dark current Ijunc,
until reaching a saturation level which corresponds to the
equilibrium condition of a p-n junction. The saturation charge
obtained in dark conditions and neglecting the TG leakage
current is referred to as the EFWC [6], [14]. The open circuit
voltage VOC corresponding to the EFWC can be obtained by
solving:
ITOT = Ijunct = Isat
(
e
− VOCnvth − 1
)
= 0 (3)
with n the diode non-ideality factor (1 < n < 2), vth = kTq
the thermal voltage, and Isat the saturation current [10]. As
in standard p-n junctions, the equilibrium condition expressed
in (3) holds for VOC = 0. The EFWC can be calculated with
(1) as:
EFWC(T) =
1
q
∫ Vpin(T)
0
CPPD(VPPD) dVPPD. (4)
The blue solid curve in Fig. 5 represents the PPD current in
the dark as function of the PPD voltage VPPD and of the stored
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Fig. 5. Schematic of the PPD I-V characteristic in the dark and under two
different illumination levels. Full depletion is reached when QPPD = 0 and
VPPD = Vpin. Full well is reached at open circuit condition (ITOT = 0).
The open circuit PPD potential VOC (and the corresponding FWC) varies
depending on the illumination condition. In particular, EFWC corresponds to
the FWC in the dark, whereas FWCill is the FWC under illumination. For
clarity purposes, schematics are not to scale.
charge QPPD. The EFWC corresponds to the open circuit
condition (i.e. Ijunc = 0).
In practice, in nominal PPD CIS operating conditions, the
EFWC cannot be reached, and the FWC measured in the dark
with TG accumulated corresponds to a saturation charge which
is always slightly lower than the EFWC. This difference is
attributed to the fact that the TG will always have a small leak-
age current (sub-threshold current), whichever the TG biasing
voltage during integration. To simplify the development of the
model, the small difference between EFWC and FWCdark is
neglected. Charge partition phenomena during the transitions
of the TG signal [15] (which can result in an artificial increase
of the FWC) will also be neglected in this study. Figure 6
shows the measured EFWC as function of temperature. As it
can be observed, the model well reproduces the increase of
the EFWC with temperature, which is mainly attributed to the
increase in Vpin.
Whereas the voltage dependence of CPPD is taken into
account to fit experimental data in section VI, for clarity
purposes CPPD variations will be neglected in the following
equations, and the FWC will be simply expressed as:
FWC = EFWC− 1
q
VOCCPPD. (5)
Note that when FWC > EFWC, VOC < 0 and the PPD is
forward biased (resulting in blooming phenomena).
VI. TEMPERATURE DEPENDENCE OF THE FWC AT
PSEUDO-EQUILIBRIUM
When the PPD is illuminated, or when the TG is not
accumulated during charge integration, the PPD reaches a
different saturation level than the EFWC. In the following
subsections, the saturation mechanisms for different operating
conditions are detailed. In particular, subsection VI-A dis-
cusses the behaviour of the FWC when the TG is accumulated
during integration, which is a typical biasing mode used to
reduce the dark current [16], [17]. In sections VI-B the FWC
is modeled for the case in which the TG is not accumulated
during integration to implement an anti-blooming function.
4E
F
W
C
 (
e
-)
x10
2.5
2.4
2.3
2.2
2.1
2
1.9
1.8
1.7
310 320 330 340
T(K)
350 360 370     
Model
Measurements
Fig. 6. Measured EFWC as a function of temperature. The best fit has been
obtained for NPPD = 3.4 × 1016 cm−3, Na = 1 × 1018 cm−3 and
WPPD = 280 nm.
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A. FWC variations as a function of temperature for different
illumination conditions (accumulated TG)
If the PPD is exposed to a photon flux Φ, with the TG
in accumulation mode, the open circuit condition can be
expressed as:
Isat
(
e
− VOCnvth − 1
)
= Iph(Φ) (6)
with Iph(Φ) = ηΦ the photocurrent, where η is the quantum
efficiency. The corresponding open circuit voltage can be
calculated as:
VOC = −nvthln
(
1 +
Iph(Φ)
Isat
)
. (7)
By combining (5) and (7), the FWC can finally be expressed
as
FWC(Φ, T ) = EFWC(T ) +
1
q
CPPDnvthln
[
1 +
Iph(Φ)
Isat(T )
]
.
(8)
As shown in (7), VOC < 0, which means that the PPD is
forward biased at full-well (Fig. 3c), and thus FWC>EFWC
(which is in agreement with the measurements presented in
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Fig. 8. Full well capacity as a function of temperature measured for 3 different
photon fluxes and for the TG in accumulation mode. Square markers represent
experimental data, solid lines refer to the FWC modeled as in (8). The dashed
line refers to the EFWC modeled as in (4). The best fit has been obtained
with the same parameters as in Fig. 6
Fig. 2). Equation (8) shows that the FWC depends logarithmi-
cally on the photon flux [4], [6]. This effect is schematized in
Fig. 5, where the sum of the dark current and the photocurrent
is plotted for two different photon fluxes (solid and dashed
red curves). As it can be observed, VOC increases as Φ is
increased, which results in a higher FWC.
Equation (8) also indicates that the FWC under illumination
is a strong function of temperature. In particular, there are
two different and opposite temperature effects, which are
schematized in Fig. 7:
• on one hand, as the temperature is increased, there is an
increase in the thermal voltage vth and in Vpin. These
two contributions alone would lead to an increase of the
FWC with temperature (as in dark conditions).
• On the other hand, there is an exponential increase in the
saturation current Isat [10] which results in a decrease of
VOC and in a net decrease of the FWC.
Figure 8 shows the FWC measured for different Φ as a
function of temperature. As long as the ratio Iph(Φ)Isat >> 1,
the temperature dependence of Isat(T ) is the dominant effect,
and the FWC decreases with temperature. If the temperature
is increased, the saturation current becomes comparable to
the photocurrent and eventually the FWC becomes equal to
the EFWC and starts to increase with temperature. As it can
be observed, the model can well reproduce the behaviour
observed on experimental data.
B. FWC variations as a function of temperature for different
TG biasing conditions
Figure 9 shows the FWC measured in the dark plotted
as a function of VLOTG for three different measurement
temperatures. Three operating regions can be identified:
• for negative VLOTG the FWC corresponds to the EFWC
(region A);
• when VLOTG is increased, we observe a transition region
(region B) in which the FWC drops moderately with
VLOTG;
• for even higher VLOTG, the FWC drops linearly with
VLOTG (region C).
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Fig. 9. Measured and simulated FWC as a function of VLOTG at different T
in dark conditions. The best fit has been obtained with the same parameters
as in Fig. 6.
The knee voltage, indicated in Fig. 9 as Vacc, corresponds
roughly to the VLOTG at which the TG sub-threshold current
(Isub) [10] is comparable to Ijunc. Vacc can also be seen as the
biasing voltage VLOTG at which the TG exits the accumulation
mode). FWC variations can be modeled by introducing in (3)
the contribution of 3 Isub = ID0e
VLOTG−VOC−VT
mvth(T ) :
ID0e
VLOTG−VOC−VT
mvth(T ) + Isat
(
1− e−
VOC
nvth
)
= 0 (9)
where ID0 depends on the TG geometrical and physical
parameters, m is the TG sub-threshold slope (m > 1) and
VT is the TG threshold voltage (considering body effect).
To highlight the effect of the different parameters, (9) can be
expressed as a function of VOC. In particular, as schematized
in Fig. 10:
• in region A (VLOTG < Vacc) Isub is negligible with
respect to Ijunc, thus:
VOCA ≈ 0 (10)
• in region C (VLOTG > Vacc) Isub >> Isat, thus:
VOCC = VLOTG − VT − nvthln
(
Isat
ID0
)
(11)
where to simplify the expression it is assumed that n,m = 14.
Combining (10) and (11) with (5) gives, respectively:
FWC
A
(T ) = EFWC(T ) (12)
FWC
C
(T ) = EFWC(T )− 1
q
CPPD (VLOTG − VT(T )) (13)
where the ratio IsatID0 << 1 has been neglected. Note that, in
region C, the PPD is reversed biased (VOC > 0). In (13) only
two parameters can vary with temperature: Vpin and VT. As
the increase in the FWC with temperature in Fig. 9 is more
or less constant at all TG biasing conditions, the increase of
Vpin can be identified as the dominant effect.
3This sub-threshod current contribution can also explain the phenomena
reported in [18]
4This simplification is not used in the fitting model, where m is calculated
as m = 1 + 1
Cox
√
SiqNach
4ΦB
[10] and n is set to 1.75.
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The reasoning in section VI-B can be extended to the
illumination conditions by adding a constant photocurrent to
(9). Figure 11 shows the FWC measured for two different
photon fluxes and two different temperatures as a function of
VLOTG. If VLOTG < Vacc, the FWC is the same as in (8),
whereas when VLOTG > Vacc, the FWC drops linearly with
VLOTG. As expected from section VI-A, the FWC increases
with Φ and decreases with T . It can also be observed that, as
the temperature is increased from T = 343 K to T = 363 K,
the FWC decreases more in region A (∆FWCA ≈ 2000 e−)
than in region C (∆FWCC = 1200 e−). This can be explained
by the fact that the temperature dependence of Isat and ID0 is
not the same (in particular, for the biasing conditions in Fig.
11, Isat is a stronger function of temperature than ID0).
VII. DYNAMIC BEHAVIOUR OF THE FWC
In the previous sections it has been assumed that, at full
well, the PPD is at equilibrium (case of EFWC) or in a pseudo
equilibrium state where photo-generation within the SCR is
compensated by the charge diffusion toward the p-doped
surrounding regions (Ijunc) and eventually by the leakage
of the TG (Isub). However, if the operating conditions are
suddenly changed, the time necessary to reach a new pseudo-
equilibrium state can be much larger than the time between
two acquisitions. This can lead to measurement uncertainty
or to a wrong interpretation of experimental results. In this
section, a new analytical model to describe the dynamic
behaviour of the FWC in pulsed-light conditions is presented
and validated with the support of experimental data. All
measurements have been performed at room temperature.
To observe the dynamic evolution of the PPD FWC, a light
step has been applied by means of an LED placed at 15 cm
from the detector 5, which is operated in rolling shutter mode.
The pulse intensity is adjusted to reach the full well condition.
The light is first turned ON and 100 images are acquired
to ensure that the device has reached pseudo-equilibrium,
then the LED is turned OFF. The sequence is repeated,
sweeping the integration time from 34 ms (corresponding to
the minimum integration time in this configuration) to 60 s.
The image acquired during a light step (LED from ON to OFF)
is shown in Fig. 12a. The top region (lines 1 to 20) corresponds
to the lines which have been read while the LED was still
ON. In this region the FWC is equal to the FWC measured
under steady illumination (pseudo-equilibrium condition); in
the bottom region (line 20 to 40), there is a quick drop in
the stored charge. As the device is operated in rolling shutter
mode, the FWC drop is attributed to the increase in the delay
between the light step and the instant at which the line is
readout.
Figure 12b shows the FWC as a function of the time delay
between the light step and the line acquisition. The time
resolution is 135 µs, which corresponds to the time between
the acquisition of two successive lines. As the time delay
is increased, the FWC tends asymptotically toward a FWC
of about 21 ke- which is close to the EFWC that can be
extrapolated at room temperature in Fig. 6. Therefore, applying
a light pulse can be a useful technique to fill the PPD to
estimate the EFWC at room temperature (and below). Note
that an integration time of several tens of seconds must be
used to avoid an overestimation of the EFWC. Nevertheless,
this integration time is shorter than the time required to fill
the PPD only with thermally generated charges (which is a
typical method to estimate EFWC).
In order to model the charge transient in the PPD, the data
in Fig. 12 has been converted from electrons to PPD voltage,
which at saturation corresponds to the open circuit voltage
VOC. To simplify the model as much as possible, CPPD
variations with VOC are neglected. Under these assumptions,
VOC can be approximated to:
VOC(t) ≈ q
CPPD
[EFWC− FWC(t)] (14)
where VOC > 0 (the PPD is forward biased). Figure 13
shows VOC calculated as (14), plotted as a function of time
(in logarithmic scale)6. The figure also shows the slope of
the curve as a function of time. As it can be observed the
slope reaches a first plateau at −0.06 V/decade and then
a second plateau at −0.12 V/decade. As discussed in the
5This set-up corresponds to a typical image-lag measurement set-up.
6The best fit has been obtained for CPPD = 5.4 fF, which is between the
maximum (7.5 fF) and minimum (4 fF) PPD capacitance extracted in [14]
for the same pixel geometry at room temperature.
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Fig. 13. Measured and simulated VOC as a function of the delay between
the light step and the line acquisition. Two regimes corresponding to two
different time constants can be identified by observing the slope of VOC(t).
These regimes are attributed to the diffusion of charges from the PPD SCR
to the surrounding p-regions and to charge recombination within the SCR,
respectively. (b) Simulated diffusion and recombination currents as a function
of VOC.
following, these two different time constants are associated to
two different regimes of Ijunc.
When the light is turned OFF, the time variation of the
charge stored in the PPD can be expressed as:
∂FWC(t)
∂t
= −1
q
(Ijunc + Isub) . (15)
To simplify the analysis, Isub will be neglected (for consis-
tency, experimental data have been obtained with VLOTG =
−0.5 V).
In forward bias, the diode current Ijunc can be expressed as
the sum of two current contributions [10]:
Irec = APPD
qniW
2τ0
[
e
−qVOC
2kT − 1
]
(16)
Idiff = APPD
qDnn
2
i
NaLn
[
e
−qVOC
kT − 1
]
(17)
where Irec is the recombination current within the SCR, with
τ0 the minority carrier life-time and Idiff the diffusion current
from the PPD to the surrounding p-regions. As shown in Fig.
13b, the diffusion current dominates at large forward bias,
and is responsible for the quick FWC drop following the light
pulse. At lower forward voltages the recombination current
becomes the main current contribution, which is responsible
for the slow descend of the FWC toward the EFWC. The
behaviour of the FWC as function of time can be obtained
from (14) with
VOC(t) = VOC(t0−) +
1
CPPD
∫ Tint
0
Ijunc(t) dt (18)
where VOC(t0−) is the open circuit voltage corresponding to
the FWC with the LED ON (VOC(t0−) < 0). As shown in
Fig. 13 the model is able to reproduce the dynamic behavior
of the FWC over 6 time delay decades. The small difference
at very short delays can be explained by a very fast increase
in CPPD at high forward biasing voltages (which is not taken
into account in the model).
VIII. SUMMARY AND CONCLUSION
The analytical model of the PPD FWC proposed in [6] has
been extended. It has been shown that the FWC is highly
dependent on the operating conditions. In particular, the FWC
has been studied in three saturation conditions:
• at equilibrium: the FWC corresponds to the EFWC. It
only depends on Vpin and CPPD;
• under illumination with the TG accumulated: the PPD is
forward biased, and FWC > EFWC;
• with the TG not accumulated (VLOTG > Vacc): the PPD
is forward biased (FWC > EFWC) or reverse biased
(FWC < EFWC) depending on the illumination level.
The model has been validated with the support of experi-
mental data and its range of application has been extended by
introducing the effect of temperature on the saturation level.
For this purpose, a temperature model of the pinning voltage
has been proposed. This study showed that opposite trends can
be observed depending on the operating conditions:
• in the dark: the FWC increases for increasing tempera-
ture. Its variation is attributed to the increase of Vpin.
• Under illumination: the FWC decreases for increasing
temperatures (as long as Iph(Φ)Isat >> 1). Its variation
is attributed to the exponential increase of Isat with
temperature, which results in a lower VOC.
Understanding the effect of temperature can be of great impor-
tance as it can highlight the variation of one specific parameter
(such as the dark current, the pinning voltage or the TG
threshold voltage and leakage current) following geometrical
variations or radiation campaigns [19].
This work also discussed the dynamic behaviour of the
FWC in non steady-state light conditions. It has been shown
that once the light source is removed, the FWC drops to-
ward the EFWC as the PPD recovers from forward bias to
equilibrium. To explain this behaviour, this study proposed a
dynamic model of the FWC based on the different current
regimes in a p-n junction. The model is able to reproduce
the experimental behaviour over a wide range of time delays
(about 6 decades). As the FWC strongly depends on the
previous and next operating conditions and on the time elapsed
since the experimental variation, the proposed model can be
a useful tool to study non-equilibrium transients, e.g. PPD
voltage variations between two different operating conditions.
Furthermore, these results underline the importance of care-
fully choosing the pulse intensity in image lag measurements.
In particular, if the EFWC condition is exceeded during the
light pulse, Charge Transfer Efficiency (CTE) measurements
can be affected by the FWC transient toward the EFWC,
leading to a wrong interpretation of the experimental results.
Finally, this study not only validates and extends the model
proposed in [6], but also validates the pinning voltage extrac-
tion method presented in [14] and underlines the importance of
relevant FWC levels such as the EFWC in the understanding
of the PPD static and dynamic behaviour.
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